Responsibilities:
* Layout and verification of integrated analogue/mixed signal CMOS circuits and blocks
* Floorplan and execution of analogue/mixed signal CMOS circuits
* Interface to all other Tapeout relevant departments, e.g. Assembly, Test, Probecard, Maskshop
* Technical project leadership including planning and scheduling tasks, coordinating the tasks for the project layout team
* Creation and patenting of new IP
Minimum Requirements:
* University degree in Electronics or other related technical education
* Several years (~10 years) of professional experience in analogue and mixed signal integrated circuit layout
* Knowledge of analog and mixed signal blocks (e.g. ADC, DAC, LDOs, LNAs, PGA, Bandgap circuits)
* Experience with relevant EDA tools for IC design (preferably with Cadence Design Framework / Siemens Calibre Checktool)
* Analytical mind for solving complex problems
* Knowledge and possible layout solutions to prevent IR-Drop, Voltage Drop
* Fluent in English and Spanish
#J-18808-Ljbffr